differential pair operating as a single-ended to differential converter. Common source stages are used to compensate the output amplitude difference, and a resistor in series with a dummy transistor is in parallel with only one common source stage to compensate the output phase difference. The simulation results show that for the output differential signal, HD2 < -48.5 dBc, HD3 < -50.5 dBc, the amplitude difference < 4.5% and the absolute phase difference < 3° with 0.18 µm-CMOS technology, over the frequency range from 1.6 GHz to 2.4 GHz.
I. INTRODUCTION
Differential signals are widely used in high-speed signal processing today, but single-ended to differential converters (SDCs) are rarely reported, especially CMOS wideband and high linearity ones. A linear tunable SDC using bipolar technology has achieved a bandwidth of 120 MHz and the phase difference smaller than 25° [1] . A rat-race circuit SDC using InP-based HEMT technology has achieved 80 GHz operation frequency, but it consumes a big die area. A SDC using MBE-grown-metamorphic-InGaAs/InAlAs technology through inserting a delay-line asymmetrically in one output signal path to compensate the phase difference has achieved less spread group-delay over operation bandwidth of 42 GHz [3] . [2] and [3] are used for digital signals and the linearity is not very important.
For simple application, people usually use a differential pair followed by another differential pair as a SDC, this can compensate for the amplitude difference, but cannot effectively improve the difference of phase. In this paper a compensation way is presented, and a high linearity low phase difference SDC is achieved.
II. MECHANISM OF THE OUTPUT DIFFERENCE IN A TRADITIONAL SDC
The conventional SDC is shown in Fig. 1(a) . It is a differential pair with an input terminal biased at a reference of constant DC voltage V ref . Fig. 1(b) shows the output waveforms of the traditional SDC. There are differences in both phase and amplitude. This is mainly because of the parasitic capacitance at node A in Fig. 1(a) and the finite output impedance of the current mirror transistor M3.
Common-mode Level The mechanism of the output difference is analyzed as follows. For simplicity, here the second and higher order effects (e.g. channel length modulation and body effect) of M1 and M2 are neglected. As explained in [4] , M1 operates as a common source stage with a degeneration resistance S R shown in Fig. 2(a) 
where, 
Since ( . M4 is a small dimention transistor which makes the capacitance at point A small and due to its operating in triode region , it affects the headroom slightly. < . So in order to make out V ∆ close to zero, the simple way is to modify the value of load resistors, e.g. to increase 2 R or decrease 1 R , but this makes the input common-mode noise corrupt the amplified differential signal [4] and directly introduces a systematic offset, so f) M7~M16 constitute two unity gain buffers, which make the outputs of the common source stages less sensitive to the variation of their loads. 1 C , 2 C , and 7 R~1 0 R are simply used to rebuild the common mode level.
IV. SIMULATION RESULTS
Spectre is used to simulate the proposed SDC circuit using 0.18-µm CMOS technology. The component dimensions and circuit parameters are given in TABLE I. The circuit is simulated with applying 200 mV pp input, common-mode level 1.3 V and over the frequency range from 1.6 GHz to 2.4 GHz. Fig. 4 shows an example waveform of the input and output at 2 GHz. Fig. 5 shows the relation between phase difference and different variables including: frequency, variation ration of resistor, variation ratio of (W/L) of M D and variation ratio of (W/L) of M5. In simulation, the variations of all the resistors are assumed to increase or decrease with the same ratio simultaneously. The variation ratio of (W/L) is assumed that both width and length of a transistor vary by the same ratio simultaneously. With careful layout, the above two assumptions can be realized. In Fig. 5, (b) , (c) and (d) are simulated at 2 GHz. (c) and (d) show the worst performance of phase difference, but with careful layout the effect of M5 can be partly compensated by M6, only if the dimension of M5 and M6 vary synchronously. Fig. 6 shows the second and third order harmonic distortion of the output differential signal with frequency, variation ratio of resistor, variation ratio of (W/L) of M D and variation ratio of (W/L) of M5. The amplitude difference is smaller than 4.5%, in all the above conditions. The simulation results of the proposed SDC in Fig. 3 are summarized in TABLE II. V. CONCLUSION The mechanism of the output difference in phase and amplitude in a simple differential pair SDC is analyzed, the compensation technique is proposed. The simulation results show with a careful layout an absolute phase difference smaller than 3° and amplitude difference smaller than 4.5% can be expected. The simulation results demonstrate the feasibility of the proposed circuit. This circuit is designed for testing chip in library and the center frequency can be set at the interest frequency according to application. The frequency arrange from 1.6 GHz to 2.4 GHz in this design is only to show this compensation technique can achieve a relatively wide bandwidth.
